Not known Factual Statements About atomic
The memory controller is only in charge of making sure that memory & cache on diverse processors stays consistent - if you write to memory on CPU1, CPU2 is not going to have the ability to read through something else from its cache. It isn't its obligation to ensure that they're both attempting to control a similar facts. There are some small stage